Silicon Labs /SiM3_NRND /SIM3U166_B /PCA_1 /MODE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MODE

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CLKDIV0 (APB)CLKSEL

CLKSEL=APB

Description

Module Operating Mode

Fields

CLKDIV

Input Clock Divisor.

CLKSEL

Input Clock (FCLKIN) Select.

0 (APB): Set the APB as the input clock (FCLKIN).

1 (TIMER0): Set Timer 0 low overflows divided by 2 as the input clock (FCLKIN).

2 (HL_ECI): Set high-to-low transitions on ECI divided by 2 as the input clock (FCLKIN).

3 (EXTOSCN): Set the external oscillator module output (EXTOSCn) divided by 2 as the input clock (FCLKIN).

4 (ECI): Set ECI transitions divided by 2 as the input clock (FCLKIN).

Links

()